## CLAIMS

What is claimed is:

1. A content addressable memory (CAM) system including
an array of binary CAM cells segmented into a plurality of
array groups, each array group having a group global mask for
storing a mask pattern indicating priority of the array group

1 1

2

1

2

> The CAM system of Claim 1, wherein two or more array groups have the same priority.

3 And had been a first in second from the second first had hear than the first had hear the second first had hear the second

The CAM system of Claim 1, wherein the priority comprises a prefix of a classless inter-domain routing (CIDR) address.

2

4. The CAM system of Claim 3, further comprising: means for generating an index of the longest prefix match in response to a comparison between a search key and data stored in the array groups.

1

5. The CAM system of Claim 3, further comprising: means for storing data in the array groups according to prefix.

1

2

3

2

<u></u> 3

The CAM system of Claim 1, further comprising: 6. means for selectively comparing a search key with data stored in the array groups according to priority.

1 1

7. The CAM system of Claim 6, wherein the means for selectively comparing comprises:

3 4

2

means for receiving a priority for the search key; and

5

6

means for comparing the search key with data stored only in the array groups that have the same priority as

7 the search key.

8. The CAM system of Claim 6, wherein the means for selectively comparing comprises:

means for comparing the search key with data stored in the array groups;

means for comparing a priority of the search key with the priority of each array group; and

means for selectively enabling results of the comparison of the search key and the data in each array group in response to the comparison of their priorities.

- 9. The CAM system of Claim 8, wherein the means for comparing the priorities includes a priority table for storing the priority of each array group.
- 10. The CAM system of Claim 6, wherein the means for comparing comprises:

a select circuit having a plurality of inputs to receive match signals from the plurality of array groups during a compare operation between a search key and data stored in the array groups, and having a plurality of outputs to provide qualified match signals for the plurality of array groups; and

a priority encoder having a plurality of inputs to receive the plurality of qualified match signals, and having an output to generate an index of the highest priority match in response to the qualified match signals.

11. The CAM system of Claim 10, wherein the select circuit includes means for selectively forcing the qualified match signals to a mismatch state according to priority.

- 1 12. The CAM system of Claim 10, wherein the select 2 circuit passes only the match signals from array groups having 3 the same priority as the search key, while disqualifying the 4 match signals from other array groups.
  - 13. The CAM system of Claim 10, wherein the select circuit further comprises:

a plurality of logic gates, each having first inputs to receive the match signals from a corresponding array group, a second input to receive an enable signal for the corresponding array group, and outputs to selectively provide the match signals to the priority encoder as qualified match signals in response to the enable signal; and

a compare circuit for generating the enable signals in response to a comparison between the priority of the search key and the priorities of the array groups.

- 14. The CAM system of Claim 13, wherein the compare circuit further comprises a priority table having a plurality of rows, each for storing the priority of a corresponding array group.
- 15. The CAM system of Claim 14, wherein the select circuit further comprises a plurality of group match flag circuits, each receiving the match signals from a corresponding array group and generating a group match flag in response thereto, wherein the group match flags are provided as select signals to corresponding rows of the priority table.
  - 16. The CAM system of Claim 1, further comprising:

    means for storing data in the array groups according

3

4 5

1

2

3

4

1

1

2

3

4

1

1

2 3

1

2

3

4 5

6

- The CAM system of Claim 16, wherein the means for storing comprises an address circuit having a first input to receive the priority of the data, a second input to receive a next free address (NFA) corresponding to the priority, and having outputs coupled to the array groups.
  - The CAM system of Claim 17, wherein the address circuit comprises an address decoder to select a row in one array group corresponding to the priority in response to the NFA.
  - The CAM system of Claim 18, wherein the address circuit further comprises an NFA table having a number of rows, each row for storing the NFA for a corresponding priority.
  - The CAM system of Claim 19, wherein each row in the NFA table includes an empty bit indicative of whether any array group is assigned to the corresponding priority.
  - The CAM system of Claim 16, wherein the means for storing data comprises an index circuit to generate a next free address (NFA) for the data according to its priority.
    - 22. The CAM system of Claim 21, wherein the index circuit comprises:
      - a select circuit having a plurality of inputs to receive valid bits from the plurality of array groups, the valid bits indicating whether valid data is stored in corresponding rows of the array group, and having a plurality of outputs to provide qualified valid bits for

	1
	2
H. A. H. H. H.	3
14	4
. No. 6 Kee.	
June Mass	1
and han has	2
# THE	3
H AM	4
. 18.2. 18.2. 18.2. 18.	5
nest state	6
la:	7
	8
	9

11

12

1

2

3

4

5

1

2

3

8	the plurality of array groups; and
9	a priority encoder having a plurality of inputs to
10	receive the plurality of qualified valid bits, and having
11	an output to generate the NFA in response to the
12	qualified valid bits.

- 23. The CAM system of Claim 22, wherein the select circuit includes means for selectively forcing the qualified valid bits to a mismatch state according to priority.
  - 24. The CAM system of Claim 22, wherein the select circuit passes only the valid bits from array groups having the same priority as the data, while disqualifying the valid bits from other array groups.
  - 25. The CAM system of Claim 22, wherein the select circuit further comprises:

a plurality of logic gates, each having first inputs to receive the valid bits from a corresponding array group, a second input to receive an enable signal for the corresponding array group, and outputs to selectively provide the valid bits to the priority encoder as qualified valid bits in response to the enable signal; and

a compare circuit for generating the enable signals in response to a comparison between the priority of the data and the priorities of the array groups.

26. The CAM system of Claim 25, wherein the compare circuit further comprises:

an input to receive the priority of the data; and a table having a plurality of rows, each for storing the priority of a corresponding array group.

2

1

1

2

3

4

5

6

7

8 9

1

2

The CAM system of Claim 22, wherein the index 27. circuit further comprises:

a group priority encoder having a plurality of inputs to receive a mask valid bit from each of the plurality of array groups, the mask valid bits indicating whether valid mask patterns are stored in corresponding group global masks of the array groups, and having an output to generate a first portion of the NFA for the data.

- The CAM system of Claim 27, wherein the index circuit further comprises a full flag circuit for generating a full flag in response to the qualified valid bits to indicate whether there are any available rows in array groups having the same priority as the data.
- 30. A content addressable memory (CAM) system, comprising:

an array of binary CAM cells segmented into a plurality of array groups, each array group assigned a priority; and

a priority table including a plurality of rows, each for storing the priority of a corresponding array group.

- The CAM system of Claim 29, wherein two or more 30. array groups are assigned the same priority.
- The CAM system of Claim 29, wherein each array group 1 31. includes a group global register for storing a global mask 2 pattern indicative of the priority of the array group. 3
  - The CAM system of Claim 29, further comprising: 32.

- 1 2
  - 37. The CAM system of Claim 36, wherein the means for storing comprises:
- means for generating a next free address (NFA) for each of a number of priorities;

5	an input to receive a priority for the data;
6	an NFA table having a number of rows, each for
7	storing the NFA for a corresponding priority, the NFA
8	table outputting the NFA indicated by the priority of the
9	data; and
LO	an address decoder for selecting a row in the array
L1	in response to the NFA provided by the NFA table.
1	38. The CAM system of Claim 37, wherein each row in the
2	NFA table includes an empty bit indicative of whether any
3	array group is assigned to the corresponding priority.

A method of operating a content addressable memory 39. (CAM) system including an array of binary CAM cells segmented into a plurality of array groups, comprising:

assigning a priority to one or more array groups; and

selectively storing data in the array groups according to priority.

- The method of Claim 39, wherein two or more array groups are assigned the same priority.
- The method of Claim 39, wherein assigning the 1 41. 2 priority comprises:

for each array group, storing a mask pattern 3 indicative of the priority assigned to the array group in 4 5 a global mask for the array group.

- 1 The method of Claim 39, wherein the selectively 2 storing data comprises:
- 3 receiving a priority of the data;
- 4 providing a next free address (NFA) corresponding to

1

Hart.

	5	one of the array groups assigned to the priority of the
	6	data; and
	7	storing the data in the array at the NFA.
	1	43. The method of Claim 39, wherein providing the NFA
	2	comprises:
	3	generating an NFA for each priority;
	4	storing the NFA for each priority in a corresponding
	5	row of an NFA table;
	6	selecting a row of the NFA table using the priority
	7	of the data; and
	8	accessing the NFA corresponding to the priority of
Ant.	9	the data.
Thur halt hall	1	44. The method of Claim 43, wherein generating the NFA
	2	comprises:
	3	providing valid bits from each array group, the
8 73	4	valid bits indicating whether valid data is stored in
13	5	corresponding rows of each array group;
Mark Sing as	6	for each array group, comparing the priority of the
. 15	7	data with the priority of the array group to generate an
Spr Back	8	enable signal;
	9	selectively allowing, in response to the enable
1	.0	signals, the valid bits from corresponding array groups
1	1	to participate in the generation of the NFA.
	1	45. The method of Claim 44, wherein the selectively
	2	allowing comprises:
	3	selectively qualifying the valid bits from each
	4	array group in response to the corresponding enable
	5	signal to generate qualified valid bits; and
	6	generating the NFA in response to the qualified

valid bits.

46. The method of Claim 45, wherein selectively
qualifying comprises:
forcing to a mismatch state the valid bits from each
array group whose priority does not match the priority of
the search key.
47. The method of Claim 45, wherein selectively
qualifying comprises:
allowing the valid bits from each array group whose
priority matches the priority of the search key to
participate in the generation of the NFA.
48. The method of Claim 43, wherein generating the NFA
further comprises:
for each array group, storing a mask valid bit
indicative of whether the array group is assigned to one
of the priorities; and
generating a first portion of the NFA in response to
the mask valid bits, the first portion of the NFA
identifying one of the array groups that is not assigned
to one of the priorities.
49. The method of Claim 39, wherein the priority
comprises a prefix of a classless inter-domain routing (CIDR)
address.
50. The method of Claim 49, further comprising:

1 The method of Claim 39, further comprising: 51.

stored in the array groups.

The first first first is given in the special first fi

2

3 4 generating an index of the longest prefix match in

response to a comparison between a search key and data

	2	selectively comparing a search key with data stored
	3	in the array groups according to priority.
	_	
	1	52. The method of Claim 51, wherein the selectively
	2	comparing comprises:
	3	comparing the search key with data stored in the
	4	array groups to generate match signals;
	5	for each array group, comparing a priority of the
	6	search key with the priority of the array group to
	7	generate an enable signal; and
	8	for each array group, selectively qualifying the
	9	match signals in response to the enable signal to
Hart.	10	generate qualified match signals.
Hart May that the		
Harry H	1	53. The method of Claim 52, wherein the selectively
Ann pen gun ye and sind fine, had	2	qualifying comprises:
i in i	3	forcing to a mismatch state the match signals for
map H	4	each array group whose priority does not match the
42	5	priority of the search key.
25		
min prop. ar. prop. 3.	1	54. The method of Claim 52, wherein the selectively
40 A	2	qualifying comprises:
	3	enabling the match signals for each array group
	4	whose priority best matches the priority of the search
	5	key.
	1	55. The method of Claim 52, further comprising:
	2	generating an index of the highest priority match
	3	(HPM) in response to the qualified match signals.
	1	56. The method of Claim 55, wherein the selectively
	2	qualifying comprises:
	3	allowing the match signals from each array group

<del>1</del>	wnose	e p	riority	pest	ma	atche	es the	e prio:	rıty	7 OÍ	the	search
5	key t	0	particip	pate	in	the	gene	ration	of	the	HPM	index.

57.	. Th	ne method	of	Claim	39,	further	com	prising	J
storing	the	priority	for	each	arra	y group	in	a prior	rity
table.									